Table of Contents: Volume 5 (1993)

Number 1

Editorial ..... *Earl E. Swartzlander, Jr. and S.-Y. Kung* 5

Special Issue: Application Specific Array Processors
Guest Editors: Tomas Lang and Jaime Moreno

Introduction ..... *Tomas Lang and Jaime Moreno* 6

Pipelining and Transposing Heterogeneous Array Designs ..... *Wayne Luk* 7

A Design Method for On-Line Reconfigurable Array Processors ..... *Jens Franzen* 21

A Defect-Tolerant Systolic Array Implementation for Real Time Image Processing ..... *V. Hecht, K. Rönner, and P. Pirsch* 37

A Systolic Algorithm for the Triangular Stein Equation ..... *J.L. Hueso, G. Martínez, and V. Hernández* 49

Regular Papers

2D Grid Architectures for the DFT and the 2D DFT ..... *Mohammed Ahmed Ghouse* 57

A Programmable Floating-Point Cell for Systolic Signal Processing ..... *Ross Smith, Gerald Sobelman, George Luk, Koichi Suda, and Jeff Bracken* 75

Generalized Trace-Back Techniques for Survivor Memory Management in the Viterbi Algorithm ..... *Robert Cypher and C. Bernard Shung* 85

A VLSI Architecture for the Real Time Computation of Discrete Trigonometric Transforms ..... *J. Canaris* 95

Numbers 2/3

Special Issue: Video/Image Signal Processing
Guest Editors: Takao Nishitani, Peng H. Ang and Francky Catthoor

Introduction ..... *Peng H. Ang, Francky Catthoor and Takao Nishitani* 113

VLSI in Picture Coding ..... *Tatsuo Ishiguro* 115

Single-Chip Image Sensors with a Digital Processor Array ..... *Robert Forchheimer, Keping Chen, Christer Svensson and Anders Ödmark* 121

An Image Processing System Using Image Signal Multiprocessors (ISMPs) ..... *Hiroyuki Nakahira, Masakatsu Maruyama, Hideshi Ueda and Haruyasu Yamada* 133

A Video-Rate JPEG Chip Set ..... *Peter A. Ruetz, Po Tong, Daniel Luthi and Peng H. Ang* 141

DCT/IDCT Processor for HDTV Developed with DSP Silicon Compiler ..... *Takashi Miyazaki, Takao Nishitani, Masato Edahiro, Ikuko Ono and Kaoru Mitsuhashi* 151

A VLSI Based MIMD Architecture of a Multiprocessor System for Real-Time Video Processing Applications ..... *Klaus Gaedke, Hartwig Jeschke and Peter Pirsch* 159

Design of a Processing Board for a Programmable Multi-VSP System ..... *M. Engels, R. Lauwereins, J.A. Peperstraete and A. van Roermund* 171

A VLSI Neuroprocessor for Image Restoration Using Analog Computing-Based Systolic Architcture ..... *Ji-Chen Lee, Bing J. Sheu and Rama Chellappa* 185

Architectural Strategies for High-Throughput Applications 201
...J. van Meerbergen, P. Lippens, B. McSweeney, W. Verhaegh, A. van der Werf and A. van Zanten
An Application-Specific Architecture for the RBN-Code With Efficient Memory Organization 221
.....Toon Gijbels, Francky Catthoor, Luc Van Eycken, Andre Oosterlinck and Hugo De Man
System Considerations and the System Level Design of a Chip Set for Real Time TV and HDTV Motion Estimation 237
C.V. Reventlow, M. Talmi, S. Wolf, M. Ernst, K. Müller and C. Stoffers
Systolic Architectures for Finite-State Vector Quantization 249
Ravi K. Kolagotla, Shu-Sun Yu and Joseph F. JáJá
Parallel Implementation for Iterative Image Restoration Algorithms on a Parallel DSP Machine 261
George B. Adams III, Leah H. Jamieson and Edward J. Delp
An Optimization Technique for Lowering the Iteration Bound of DSP Programs 273
Frederico Buchholz Maciel, Yoshikazu Miyanaga and Koji Tochinai